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Abstract
Magnetic Random Access Memories (MRAM) are starting to replace the cur-
rently used RAM memories in specific applications due to non-volatility and
fast read and write cycles with no theoretical limitation. To increase its com-
petitivity reliability problems need to be overcome. In this work, TA-MRAM
cells were studied with specific focus on the problem of degradation induced by
the current used in the writing process.
The first part of the work was ramp breakdown tests performed in cells
prepared with three different oxidation processes for the MgO tunnel barrier
growth.
Two types of breakdown were observed: sharp and progressive. Sharp break-
down was found mostly in junctions with plasma oxidized MgO or double oxi-
dation process. Progressive breakdown was found to be related to pre-existing
pinholes, typically occuring at lower voltage values and associated with low ini-
tial TMR and resistance values. The usage of different pulse widths had no
significant impact in the observed breakdown type.
The breakdown results of voltage, current density and power density differed
greatly with the patterning process, indicating the critical influence of sample
processing on the cells’ final behaviour.
The second part of the work consisted in the development of a tester to
perform endurance tests and its automatization. Two types of test were made
using different intervals: 50 µs and a combination of 50 µs and 75 ns. No
indication of increase stress associated with closer pulses was detected.
Three test modes, respecting the injection of the electric current in the cell,
were used: positive, negative and alternate. The tested MTJ junctions endure
more pulses when they are all negative (negative mode) and the alternative
mode causes higher amounts of stress causing breakdown at lower number of
applied pulses.
It was observed that application of successive pulses changes the junctions’
magnetoresistive properties, namely the Rmax and coercive field values.
The results found in this work cover a wide range of breakdown parameters
and are a contribute to a better understanding of MRAM reliability.
Resumo
A investigac¸a˜o em memo´rias magne´ticas MRAM e´ actualmente um dos
grandes ramos da investigac¸a˜o em F´ısica e Electro´nica. Estas memo´rias, devido
a` sua na˜o-volatilidade e capacidade de combinar operac¸o˜es ra´pidas de leitura e
de escrita com um nu´mero sem limitac¸a˜o teo´rica de ciclos de escrita e leitura,
sa˜o vistas como potenciais candidatas para substituir, em aplicac¸o˜es espec´ıficas,
os tipos de memo´rias usados actualmente.
Um dos maiores obsta´culos no caminho para a industrializac¸a˜o das MRAM
e´ a ainda insuficiente fiabilidade, pois uma boa memo´ria deve ser capaz de
funcionar e guardar a informac¸a˜o sem falhas por um per´ıodo de 10 anos.
O esquema de escrita termicamente assitido (TA-MRAM) e´ uma evoluc¸a˜o
relativamente a` 1ª gerac¸a˜o de MRAM que utiliza a passagem de uma cor-
rente ele´ctrica atrave´s da junc¸a˜o de tu´nel magne´tica (elemento chave de uma
MRAM) para provocar o aquecimento da junc¸a˜o e reduzir a intensidade do
campo necessa´rio para a escrita da camada de armazenamento. A passagem
da corrente e´ a principal causa da progressiva degradac¸a˜o da barreira de tu´nel
tornando-a na˜o utiliza´vel.
Neste trabalho e´ apresentado um estudo de fiabilidade de memo´rias MRAM.
A primeira parte do trabalho consistiu em testes de quebra em junc¸o˜es com
barreiras de tu´nel MgO, produzidas atrave´s de diferentes processos de oxidac¸a˜o,
por aplicac¸a˜o de impulsos de tensa˜o com valores sucessivamente crescentes –
teste de rampa. Foram usados impulsos de 25 e 100 ns, verificando-se que
impulsos mais longos causam danos na junc¸a˜o mais facilmente visto as mesmas
quebrarem a valores mais baixos de tensa˜o.
Os diferentes processos de oxidac¸a˜o da barreira MgO esta˜o associados a
diferentes tipos de quebra nas amostras analisadas. Junc¸o˜es oxidadas pelo
me´todo plasma ou com uma dupla camada de MgO apresentam tipicamente
um per´ıdo de funcionamento com comportamento constante seguido por uma
variac¸a˜o abrupta de comportamento, com um decre´scimo acentuado de magne-
toresisteˆncia de tu´nel e de resisteˆncia, enquanto junc¸o˜es com a camada de MgO
produzida por oxidac¸a˜o natural apresentam um mudanc¸a de comportamento
gradual associada a` presenc¸a de defeitos na barreira. Estes dois tipos de que-
bra esta˜o associados a mecanismos diferentes de quebra e tipicamente ocorrem
em diferentes gamas de tensa˜o, sendo a quebra abrupta aquela que apresenta
valores mais elevados de tensa˜o de quebra.
Dois grupos de amostras, com diferentes processos de gravura dos pilares
que constituem cada ce´lula de memo´ria, foram testados verificando-se que o
processo de fabrico tem um papel essencial no comportamento final da memo´ria.
Os resultados obtidos para densidade de corrente e de poteˆncia variam aproxi-
madamente uma ordem de grandeza entre os dois grupos testados.
Numa outra fase do trabalho, foi desenvolvida e automatizada uma mon-
tagem experimental para aplicac¸a˜o sucessiva de impulsos. Esta montagem ex-
perimental permite o teste de junc¸o˜es aplicando 106 impulsos de tensa˜o atrave´s
das mesmas de modo a caracterizar o seu funcionamento apo´s a aplicac¸a˜o de
um nu´mero elevado de impulsos.
Dois padro˜es de envio de impulsos foram usados. Um deles consistiu no
envio de impulsos com intervalos de 50 µs entre si enquanto no outro os impulsos
eram enviados em grupos de treˆs impulsos espac¸ados entre si de 75 ns e com
um espac¸amento de 50 µs entre cada grupo. Foram usados em ambos os casos
impulsos rectangulares com uma largura de 25 ns. A utilizac¸a˜o destes dois
padro˜es de envio permitiu verificar que, ate´ ao limite inferior de 75 ns, na˜o ha´ um
aumento significativo dos danos causados a` junc¸a˜o pela aplicac¸a˜o de impulsos
pro´ximos, visto em ambos os casos terem sido obtidos valores semelhantes para
o nu´mero de impulsos aplicados antes da ocorreˆncia da quebra.
Treˆs tipos de polarizac¸a˜o dos impulsos foram utilizados. Os modos positivo
e negativo correspondem a` aplicac¸a˜o de impulsos com polaridade constante ao
longo do teste, sendo a polaridade em cada caso definida pelo modo utilizado.
No modo alterno os impulsos enviados teˆm alternadamente polaridade negativa
e positiva.
Verificou-se que as junc¸o˜es testadas sa˜o mais resistentes a` aplicac¸a˜o de um
maior nu´mero de impulsos no modo negativo. Os resultados indicam tambe´m
que o modo alterno causa maiores danos a`s junc¸o˜es pois a quebra das mesmas
ocorre apo´s a aplicac¸a˜o de um nu´mero inferior de impulsos.
Durantes a realizac¸a˜o destes testes foi verificado que o envio de impulsos de
tensa˜o atrave´s das junc¸o˜es causa mudanc¸as em algumas das suas propriedades
magnetoresistivas. Em todos os modos do teste, observou-se que a forma dos
ciclos de histerese R(H) varia, tornando-se mais regular apo´s a passagem do
primeiro conjunto de impulsos. Verificou-se tambe´m um decre´scimo do valor
de resisteˆncia ma´xima da MTJ, Rmax, com o aumento da amplitude dos im-
pulsos de tensa˜o aplicados, enquanto o valor de resisteˆncia mı´nima, Rmin, na˜o
e´ afectado. Por u´ltimo, observou-se a diminuic¸a˜o do valor do campo coercivo,
Hc, com o aumento da tensa˜o, que tende para um valor limite com a aplicac¸a˜o
de tenso˜es mais elevadas. Este u´ltimo efeito tem particular relevaˆncia no modo
alterno.
Os resultados obtidos neste trabalho cobrem uma vasta gama de paraˆmetros
que influenciam o comportamento de quebra das junc¸o˜es magne´ticas de efeito
de tu´nel e sa˜o uma contribuic¸a˜o para uma melhor compreensa˜o dos mecanis-
mos envolvidos na degradac¸a˜o de uma ce´lula de memo´ria exposta a diferentes
condic¸o˜es de escrita. A resoluc¸a˜o dos problemas detectados com a consequente
melhoria das ce´lulas MRAM tornara˜o estas memo´rias, num futuro pro´ximo,
parte do nosso dia-a-dia.
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Chapter 1
Introduction
Presently, most of our computers use silicon-based devices to temporarily store
the information necessary for the microprocessor’s operations. These devices,
mostly Static Random Access Memories (SRAM) and Dynamic Random Access
Memories (DRAM), allow a fast access to information but rely on electrical
power to sustain the data, which means that all information is lost as the power
is switched off.
FLASH memories are non-volatile memories used typically in USB pen drives
and cell phones, but they are limited in the number of write cycles they can
perform, typically 104 − 106.
A new concept of memory, that combines non-volatility, low power consump-
tion and fast read and write cycles with no theoretical limitation, is emerging.
These new memories, that integrate a magnetoresistive device with a silicon-
based selection matrix, are called Magnetic Random Access Memories (MRAM).
The properties of these devices make them potential alternatives to the currently
used memory types in specific applications [1].
1.1 Magnetic Tunnel Junction and Tunnel Mag-
netoresistance
The key element in the design of the MRAM is a three layer system of two fer-
romagnetic layers separated by a thin insulating layer, whose thickness typically
ranges from a few angstroms to 3-4 nanometers. Current flowing perpendicular
to the layers, crosses the insulator by tunneling effect with an intensity that
depends on the relative orientation of the magnetization of the ferromagnetic
layers, giving rise to tunnel magnetoresistance (TMR). The group of three layers
is called a magnetic tunnel junction (fig. 1.1).
The explanation of the TMR relies on the assumption of Mott’s two cur-
rent model [2] that assumes that electrons with different spin are associated
with independent conduction channels. As the electrons flow through the first
ferromagnetic layer, the current becomes spin polarised due to the interaction
with the magnetization of the layer, and the two currents are not equivalent. A
model was proposed by Julliere [3], based on the experimental results of Tedrow
and Meservey [4], that assumes that the spin of the electrons is maintained
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Figure 1.1: Schematic of the three layers that compose a magnetic tunnel junc-
tion (MTJ).
during tunnelling and electron current flow for different spin orientations occurs
through independent channels.
The probability of transition by tunnel effect of an electron from one ferro-
magnetic layer to the other is proportional to the product of the initial density
of states, n1, in the first ferromagnetic layer and the final density of states, n2,
in the second ferromagnetic layer wheighted by the probability of transition,
T, across the barrier and, consequently, the conductance current has the same
dependence.
I(V ) ∝
∫ +∞
−∞
|T (E)|2n1(E − eV )n2(E − eV )[f(E − eV )− f(E)]dE (1.1)
where f(E) represents the Fermi distribution. Julliere considered that the tran-
sition probability is independent of energy and only electrons in the Fermi level
contribute. For the two cases where the ferromagnetic layers magnetizations are
parallel or anti-parallel (P or AP), the electron conductance is proportional to
the product of the density of states in the two layers for the two channels.
GP ∝ n↑1.n↑2 + n↓1.n↓2 GAP ∝ n↑1.n↓2 + n↓1.n↑2 (1.2)
where 1 and 2 are the indexes of both layers and n↑ and n↓ are the density
of states at the Fermi level of spin up and down, respectively. The tunnel
probability is higher in the case of parallel alignment, when the majority spin
directions of the initial electrode corresponds to that in the final electrode.
The higher conductance G results in a lower resistance of the tunnel junction.
Therefore, a change in the magnetic configuration of the layers, will also change
the current flow through the junction (fig. 1.2).
Julliere determined a simple formula for the tunnel magnetoresistance
TMR =
GP −GAP
GAP
=
RAP −RP
RP
(1.3)
where RP and RAP are the resistances of the junction in the parallel and anti-
parallel states, respectively.
The change of resistance with the magnetic layer configuration is what allows
this system to function as a memory. The different configurations, P and AP,
can be assigned to logical values of “0”and “1”(fig. 1.3).
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Figure 1.2: Representation of the dependence of the conductance with the ori-
entation of spin. Both parallel (left) and anti-parallel (right) configurations are
represented.
Figure 1.3: Hysteresis cycle obtained when a magnetic field acts on a magnetic
tunnel junction.
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In order to have only the magnetization reversal of a single layer, the storage
layer, it is necessary to fix the magnetization direction of the second layer used
as a reference layer. An antiferromagnetic layer below or on top of the reference
ferromagnetic layer is used for that purpose. The antiferromagnet produces an
exchange bias that shifts the hysteresis loop of the reference layer, causing its
magnetization to remain stable in a field range around zero. The ferromagnetic
layer whose magnetization is fixed is then called reference layer. The logical
values “0”and “1”are identified by comparing the resistance value obtained at
zero field and comparing it with a reference value between RAP and RP , which
will be designated henceforth as Rmax and Rmin, respectively.
The research in this type of memories gained considerable interest when in
1995 for the first time TMR was observed at room temperature. TMR of the
order of 12% was observed with a junction having aluminium oxide (Al2O3) as
the tunnel barrier [5]. For several years, amorphous alumina remained the most
commonly used tunnel barrier in the fabrication of MRAM cells, obtaining about
70% TMR with CoFeB as electrodes [6]. However the theoretical prediction of
a TMR of the order of 1000% using epitaxial barrier of MgO [7, 8] led most
research groups to pursue their investigations using MgO instead of alumina as
the tunnel barrier.
1.2 First generation of MRAM
In the first generation of MRAM cells, the reversal of the storage layer was
carried out using a magnetic field. To change only one of the cells each time, the
critical value was achieved adding two magnetic fields induced by two currents
passing through two lines above and below the junction (fig. 1.4).
The usage of two current lines allowed the correct addressing of the dot to
write. However, as the density of dots increases to allow the storage of greater
volumes of data, the writing process starts to induce errors in neighboring cells.
Another problem is the fact that this design leads to great power consumption
due to the necessity of having two fields applied simultaneously.
1.3 Thermally Assisted MRAM
Another design, proposed recently by the laboratory Spintec [1], uses a second
antiferromagnet to exchange bias the storage layer, and flow of current through
the junction to increase temperature and unblock the storage layer for writing
the cell using lower fields. This type of memory cell, called Thermally Assisted
MRAM (TA-MRAM) (fig. 1.5), presents several advantages. The indexing of the
dots, during the writing, is more accurate since it results from the combination
of field and current flowing through the junction to write it (fig. 1.6). This
means that only one field line is needed in the writing process and the necessary
field values are lower, which decreases the power consumption.
The antiferromagnet on top of the storage layer creates an additional ex-
change field that reduces the chances of a stray field being capable of changing
the data in non addressed cells since that field would have to be larger than the
sum of the coercive field, Hc, and the exchange field, Hexch [1]. This means that
this type of devices correspond to a greater stability of the stored data.
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Figure 1.4: Desing of the first generation of MRAM cells [1].
Figure 1.5: Representation of the key layers that compose a memory cell of a
TA-MRAM.
In order to reduce the stray field created by the patterned reference layer
on the storage layer a synthetic antiferromagnet (SAF) is used in the reference
layer. A SAF (fig. 1.7) is a tri-layer system composed by two ferromagnetic layers
and a thin spacer between them. The interlayer coupling of the type RKKY
(Ruderman-Kittel-Kasuya-Yosida) interaction between the two ferromagnetic
layers can lead to a parallel or anti-parallel alignment of the magnetization of
the two layers depending on the thickness of the spacer.
Choosing the thickness of the spacer properly to obtain an anti-parallel con-
figuration and two non identical ferromagnetic layers it is possible to have a
compensation of the stray fields generated by the two SAF ferromagnetic layers
in the region of the storage layer. Typically the ferromagnetic layers used in the
SAF are CoFeB and CoFe and the spacer is Ru with 0.8 nm.
The TA-MRAM presents several advantages compared with other concepts.
However, the need of a current flow through the junction in the writing process
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Figure 1.6: Hysteresis cycles obtained in the different steps of the writing pro-
cess. On the left, we can se the cycle before the process, in the middle we have
the cycle obtained just after the current passed through the junction, heating it
and breaking the coupling between the storage layer and the antiferromagnet,
and to the right is the final cycle, obtained by letting the junction cool with
applied field.
Figure 1.7: Schematic of the three layers that compose a synthetic antiferro-
magnet.
Figure 1.8: Representation of the layers of a TA-MRAM cell.
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causes stress to the tunnel barrier and can accelerate degradation. With the ap-
plication of high voltage pulses, pinholes can be created, rendering the memory
cell useless. Since a good memory needs to be read and written a great number
of times, this means that reliability is a problem of great importance for these
devices. A study of their reliability can help develop better memory cells that
will, in time, make their way into our own computers [9, 10].
1.4 Spin Torque Transfer MRAM
Another generation of MRAM has a writing scheme in which a spin polarised
current is responsible for the reversal of the storage layer using spin torque
transfer. This design, called Spin Torque Transfer MRAM (STT-MRAM), has
the advantage of eliminating the need for a field line thus greatly reducing
the power consumption when compared with other designs. The structure of
the memory cells is similar to the one presented in figure 1.5, except that no
antiferromagnet is used to exchange bias the storage layer.
The writing of a bit is done by passing a sufficiently strong current through
the junction and the flow direction depending on the state to write. To write a
“0”, the parallel state, the current flows from the reference layer to the storage
layer and it flows in the opposite direction to write a “1”, which corresponds to
the anti-parallel state.
Due to the need of ensuring a stability of the data of the order of 10 years,
a constraint in the reduction of size of this memory cells was found. The limit
in the reduction of the size using this design has led researchers to pursue
research using new configurations. At the moment, a combination of this design
with the one of TA-MRAM, using of an antiferromagnet to exchange bias the
storage layer, and the usage of materials with perpendicular magnetization are
configurations under test.
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Chapter 2
Experimental details
2.1 Sample fabrication
The memory cells tested in this work were deposited by sputtering on a SiO2
substrate. Each of the deposited layers has a specific role in the pillar, and the
main parts, in order of deposition, are:
 Buffer.
 Antiferromagnet whose function is to exchange bias the reference layer.
 Synthetic antiferromagnet, in which the reference layer is included.
 Tunnel barrier.
 Storage layer.
 Antiferromagnet that couples with the storage layer.
 Capping.
 Etch stop layer.
 Top electrode
After the deposition process is complete, the wafer is totally covered by the
deposited materials and has the appearence of a mirror. At this point a tunnel
magnetoresistance measurement on a CAPRES tool can be carried out. In this
current-in-plane tunneling method, four small probes are place colinearly on the
surface of the wafer with a given spacing x (fig. 2.1). Current is sent through
two of the probes (labelled I+ and I-) and the voltage drop between the other
two probes is measured (V+ and V-). The distance x between the probes is of
vital importance since if the probes are very close together all the current flows
through the top electrode but in the case of wide spacing the current will be
proportionally divided between the top and bottom electrodes. Measurements
are carried out using several different spacings and the data is then fitted to
theory using TMR, RA, RT and RB as parameters [11], where RT and RB
are the sheet resistances of the top and bottom layers. This procedure allows
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Figure 2.1: Schematic representation of the current-in-plane tunneling method.
for an accurate measurement of the RA and maximum TMR without artifacts
originating from the processing steps [12].
Two different processes were used to pattern the wafers tested in this study.
However, since the the fabrication of the samples was outside the scope of my
work, only a brief general description of the processes will be presented given
that I am unfamiliar with the details of the processes.
The wafers to be patterned are covered with a resinous material and, in the
areas where the pillars will be, holes are made using electrom beam lithography
until a depth of 20 nm below the resin layer is achieved. A layer of platinum is
then deposited to cover the area of the top of the pillar to be patterned and the
resin is chemically removed.
Reactive-Ion Etching (RIE) is used to pattern the region of the top electrode,
with the platinum serving as a hard mask for the pillars. This process uses a
reactive plasma, typically Cl- or F-, to react with the tantalum of the top
electrode layer. Secondary ion mass spectrometry (SIMS) is used to identify the
expelled ions to control que progress of the etch. When elements of the etch top
layer, typically IrMn, start to be found by SIMS the RIE is terminated. This
etching process allows a fast patterning of the region composed of tantalum
because the reactive gases used react very fast with it and slowly with the IrMn
of the etch stop layer, preventing the etch to etch further than desired.
RIE can’t be used at the level of the magnetic stack because it would damage
the MTJ and compromise the memory cell therefore, after this level and until
the tunnel barrier is reached, the patterning process is continued using Ion-
Beam Etch (IBE). This process works using the same principle as sputtering.
Ions are accelerated into the wafer with a defined angle causing the removal of
deposited matter and progressively giving shape to rest of the pillar. As before,
SIMS is used to detect when the tunnel barrier is reached so that the process is
stopped.
At this point, the pillars are completely formed. The next step is the creation
of the contacts. In the final part of the process, a set of masks is used to make the
necessary depositions of metal and oxides so that there are metal connections
only in the desired regions.
After the processing of the wafer, which is a process that takes aproximately
two weeks, and before the devices are usable, it is necessary to align all the refer-
ence layers in the same direction by annealing, to a temperature above the Ne´el
temperatures of the two antiferromagnets and below the Curie temperature of
the reference layer, and letting the cells cool down in an applied field (fig. 2.2).It
is very important that the antiferromagnet used to couple with the reference
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Figure 2.2: Schematic of the magnetic momenta in a ferromagnetic and antifer-
romagnetic layers during the process of alignment.
Figure 2.3: Representation the lines of current in the presence of a pinhole in
the insulating barrier
layer has a higher Ne´el temperature than the one coupled with the storage layer,
so that when the junction is heated the exchange coupling between the antifer-
romagnet and the reference layer is not broken and the magnetization of the
reference layer can remain stable. The annealing stage is a crucial step in the
development of a wafer. The conditions used, such as temperature and dura-
tion, can lead to memory cells of good behaviour or to a great decrease in TMR
and produce memory cells that are not usable [13,14].
After all this steps are complete, the devices are finally ready to be tested
or, in the case of a working memory, to be used.
2.2 Fabrication problems
The fabrication of the tunnel barrier, and also the pillar fabrication are critical
for the final device. Several problems can occur during deposition and processing
that cause the memory cell not to function properly. A particularly serious
problem is the formation of pinholes in the barrier. A pinhole (fig. 2.3) is a
region of the insulating layer where its thickness is so reduced that a short-
circuit is created between the two electrodes. If, for example, the layer where
the tunnel barrier is to be deposited is too rough, the irregular surface may
lead to the creation of pinholes [15]. Another possible cause for the formation
of pinholes is a change in lattice parameter while the Mg is oxidized to obtain
MgO. Further discussion on this cause is present in the following chapters.
The process used to pattern the pillars, to build the memory cells, as de-
scribed above, requires the use of Ion Beam Etch (IBE). During this phase of
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Figure 2.4: Simple schematic representation of the three resistances - MTJ,
Rserial and shunt - and graphical representation of the effect of each resistance.
The line corresponding to a shows the effect of a serial resistance, b corresponds
to the effect of shunt and, finally, c corresponds to the effect of change in nominal
diameter.
the process ions are accelerated into the wafer with a defined angle to progres-
sively give shape to the pillars. However, due to the angle of the beam, a part
of the removed matter is re-deposited on the walls of the pillars, which acts
as a resistance in parallel with the MTJ. The re-deposition on the side walls
creates a path for the current, therefore reducing the resistance of the junction
and degrading its TMR. The angle used is also responsible for the creation of
a “shadow”around the pillar in the engraving process where the matter is not
removed. Consequently the dots obtained after patterning will have a diameter
larger than the nominal value, the difference being designated by extension.
dreal = dnominal + extension (2.1)
Another effect that also degrades the TMR of the junction is the serial
resistance, associated with contacts and interfaces, which causes an increase
of the resistance of the junction but doesn’t contribute to its TMR. A simple
model of the three resistances involved - the junction, the serial resistance and
the shunt created by the re-deposition - and their effects in the value of TMR
are presented in fig. 2.4.
2.3 Quasi-static test
The work done during my training at Spintec can be divided into two parts.
In the first part, a Quasi-Static Wafer (QSW) tester was used (fig. 2.5). This
experimental setup is a fully automated test system for characterizing the mag-
netoresistance of bulk films and patterned devices by performing measurements
of resistance while an applied field is varied within a defined range. The tester
offers the possibility of performing the measurements using constant voltage or
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Figure 2.5: Photo (left) and schematic [16] (right) of the QSW tester.
constant current. In this case, the tests were performed applying a low con-
stant voltage, of the order of 100 mV, to the contacts of the junction and the
produced current was measured to obtain the value of resistance, using a four
point configuration. A probe card (fig. 2.6), with the desing of the contacts of
each junction, was used to make the contacts. The program of the tester was
configured to perform the correct addressing of current and voltage to the dif-
ferent probes in order to perform the measurement. A system of coils, located
close to the sample, was responsible for the production of a magnetic field in
the same plane of the wafers. Typically, the field ranged from -1000 to 1000
Oe. The quasi-static test, also called R(H) measurement, allows the mapping of
the wafers, providing information about the distribution of TMR and resistance
and also the values of Rserial and the enlargement of each measured dot type
compared to the nominal dot diameter.
2.4 Ramp breakdown test
Introducing a switch, a bias-T and a pulse generator in the previous setup and
replacing the probe card by a similar one with RF probes we can send voltage
pulses through the MTJ. The bias-T allows to add high frequency short width
pulses to the DC bias current used for the quasi-static R(H) measurement. The
tester controls the R(H) measurement, while the pulse generator is responsible
for sending the pulses that will cause heat and stress in the junction. The switch
is controlled by the tester to connect the junction either to the tester for a R(H)
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Figure 2.6: Detail of the probe card used to perform the mapping of a wafer.
The configuration of the probes is designed to match the design of the pads it
is supposed to make contact with.
measurement or to both the pulse generator and the tester so that we can have
both applied field and application of a pulse (fig. 2.5).
The purpose of this setup in my work was to perform a ramp breakdown
test. This test consists in the application of pulses through the junction with
increasing amplitude, at a given value of applied field during an hysteresis cycle
(fig. 2.7). After the application of each pulse, a field sweep is performed and the
resistance of the junction is measured to determine whether or not it is broken.
If it is broken, the tester proceeds to the next junction. If not, the amplitude
of the pulse is increased and the test is repeated until breakdown occurs. The
typical pulse widths used were 25 and 100 ns. Using different pulse widths we
can study their influence on the breakdown behaviour [16].
2.5 Endurance breakdown test
The second part of my work consisted in assembling a new tester (fig. 2.8) and
writing the control programs (see appendix A) using Matlab that allowed the
performance of endurance tests.
In the first steps of development the basic instruments that would become
part of the final setup were used to perform simple R(H) measurements accessing
only front panel operations. This allowed to identify and choose the commands
necessary to do the measurement and obtain the corresponding information.
These commands became the base of the control program.
At this point, no pulse generator was used and the measurements were car-
ried out with two independent probes. A representation of the tester in this
phase of the development can be seen in fig. 2.9.
The second phase of the development consisted in establishing communi-
cation between all the instruments via GPIB control and introducing a pulse
generator to the setup. A bias-T was used in order to superimpose the signal
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Figure 2.7: Example of hysteresis cycles obtained during a breakdown test per-
formed with the QSW tester (left): The pulses are applied at the position
indicated in the figure during the first cycle (blue). The second cycle (red)
checks the condition of the junction, and in this case we see that it remained
functional. Schematic representation of the pulses applied during the ramp test
(right).
Figure 2.8: Photos of the new tester. The coil system responsible for the field
and the RF probe are visible to the right.
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Figure 2.9: Schematic of the setup used in the early stages of development of
the tester.
used to measure the resistance of the junction and the pulses sent by the pulse
generator. When pulses were applied, an RF probe with 40GHz bandwidth was
used to contact the junction (fig. 2.10).
Unlike what was done in the QSW tester, the tests performed using this
new tester were carried out using a constant current and measuring the resulting
voltage at the contacts of the junction. The value of current used was calculated
for each junction so that the voltage obtained was aproximately of the order of
100 mV. This procedure ensured that no junction was broken due to the current
used for the measurement.
A system of four coils was used to produce a field in the plane of the samples
(fig. 2.8). The amplitude of the field was determined by the amplitude of the
voltage sent by the wave generator to the current source connected to the coils.
Using a sample measured in a known field it was possible to convert the voltage
applied to the current source into the resulting magnetic field value. For this
tester the convertion is of 45 Oe per volt. The tests were carried out using
a triangular wave with an amplitude of 9 V and a frequency of 5 Hz, which
corresponds to a magnetic field varying with the same frequency and ranging
from -405 to 405 Oe.
The purpose of the tests designed to be performed with this tester was to
check the endurance of the junctions to 106 consecutive applied pulses. In this
tests, the pulses were sent throughout the entire range of magnetic field available
with defined intervals between them.
The pulses were applied in three different modes (fig. 2.11):
 Positive mode - All the pulses sent positive amplitude.
 Negative mode - All the pulses sent negative amplitude.
 Alternate mode - Consecutive pulses have different polarities, alternating
between positive and negative.
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Figure 2.10: Schematic of the final setup of the new tester. Thicker lines corre-
spond to GPIB connections. In the upper left corner we can see a representation
of the RF probe used.
Using these different tests we can see if the direction of the current has an
effect in its breakdown behaviour [17,18].
Initially, the pulses were applied with an interval of 50 µs, allowing the
junction to have enough time to return to room temperature and no cumulative
heating effects were expected. In this configuration, we can consider the pulses
as independent.
In a second test the sequence of pulses was changed to groups of three pulses,
with an interval of 75 ns between them, followed by an interval of approximately
50 µs (fig. 2.11), in order to verify if closer pulses would cause the junctions to
present different breakdown behaviour.
The results obtained in all the tests performed and the respective discussion
are presented in the following chapters.
Figure 2.11: Representation of the pulses sent through the junction in both
types of test done with the new tester.
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Chapter 3
50 mm wafers - Spintec
process
3.1 Sample description
The first wafers used were 50 mm wafers deposited by CROCUS Technologies
and processed at the PTA1.
The structure of these wafers is represented in fig. 3.1. Each letter corre-
sponds to two possible types of dots, as they are divided in two groups typically
designated by top and bottom due to the placing of the common line that con-
nects the five junctions present in each chip. In fig. 3.2 we can see two rows
of chips and we can easily distinguish between top and bottom chips using the
arrow (^) next to the number imprinted on the chip that corresponds to chips
top. The junctions can be found in the middle of the chips at the intersections
between the lines coming from the pads and the common lines. Different letters
typically correspond to different sizes. The sizes associated with each dot type
can be found in table 3.1. Both circular and elliptical dots are present in the
wafers.
Structure type Nominal size (nm×nm)
A top 500×500
bottom 100×100
E1 top 140×40
bottom 100×100
E top 100×50
bottom 50×50
Table 3.1: Nominal sizes of each type of dot present in a 50 mm wafer.
The interest of the wafers tested resides mostly in the fact that the oxidation
process to obtain the MgO tunnel barrier differs from wafer to wafer. Apart
1PTA, Plateforme Tecnologique Avance´, is a class 1000 clean room, that extends over
350m2 in building 10.05 in CEA, Grenoble. It is used by several laboratories such as CNRS,
CEA, INP and UJF.
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Figure 3.1: Representation of the distribution of dies in a 50 mm wafer.
Figure 3.2: In each region of the wafer there are different types of chips, however
only the ones represented above are measured. The red lines on the chips
correspond to a top lines and the yellow lines correspond to bottom lines. The
junctions can be found in the middle of the chips at the intersections between
the lines coming from the pads and the common lines.
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from that difference, the rest of the magnetic stack is the same. Five wafers were
tested for breakdown, corresponding to three different tunnel barrier fabrication
processes.
1. The process most commonly used to obtain an MgO layer is plasma
assisted oxidation of an Mg layer. This process allows the oxidation
step to be fast and achieves an oxidation deep in the Mg layer.
2. Natural oxidation, i.e. the oxidation achieved naturally due to the
oxygen atmosphere in the deposition chamber, was another process used.
This is a much slower process that leads to a more superficial oxidation.
3. The third process used consists in performing the oxidation of the Mg in
two oxidation steps. Initially, a first thin Mg layer is deposited and natu-
rally oxidized. After this step is complete, a second Mg layer is deposited
on top of the previous one and another natural oxidation is performed.
This process is designated in this report as double oxidation.
In both plasma and simple natural oxidation processes, described above, the
MgO layer is obtained by oxidizing a single Mg layer. Since the lattice parame-
ters of Mg and MgO are not the same, the oxidation phase leads to a change in
the lattice and can lead to the creation of pinholes (see chapter 1) in the tunnel
barrier compromising the electrical characteristics of the junction. A pinhole
dilutes the TMR, since most of the current flowing through the pillar will pass
through it instead of through the MgO tunnel barrier. The existence of pinholes
can also cause a junction to be more susceptible to progressive breakdown [19],
since a small pinhole tends to become larger with the flow of current through
the junction.
The third process described was designed to minimize the creation of pin-
holes in the tunnel barrier during the oxidation step. The probability of having
pinholes in each MgO layer is the same as with simple natural oxidation, how-
ever the probability of having two pinholes in the MgO layers that are vertically
aligned is much smaller. This process achieves an RA product2 that is approx-
imately the sum of the RA product of the two deposited layers. The expected
and estimated RA values for each wafer are presented in table 3.3.
Each wafer has a designation, given during deposition, which will be used
throughout this report and is given below, along with the magnetic stack3.
1. Plasma oxidation
P515 Ta 3 / CuN 30 / Ta 5 / PtMn 20 / CoFe 2 / Ru 0.8 / CoFeB 2 /
Mg 1.1 plasma ox. 16 s / CoFeB 2 / Ta 0.2 / NiFe 3 / IrMn 6.5 /
Ta 5 / IrMn 5 / Ta 170
2The RA product is the product of Rmin by the area of the junction. It is typically
express in Ω.µm2 and is usually the parameter used to characterize the junctions of a wafer.
Junctions with lower RA have stronger currents flowing through them for the same value of
applied voltage, which is advantageous for both spin torque effects (STT-MRAM) and heating
effects (TA-MRAM).
3The width of each layer is given in nanometers and the layers are presented in the order
of the deposition.
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2. Natural oxidation
P475 Ta 3 / CuN 30 / Ta 5 / PtMn 20 / CoFe 2 / Ru 0.8 / CoFeB 2 /
Mg 1.1 natural ox. 5 Torr 450 s / CoFeB 2 / Ta 0.2 / NiFe 3 / IrMn
6.5 / Ta 5 / IrMn 5 / Ta 170
P488 Ta 3 / CuN 30 / Ta 5 / PtMn 20 / CoFe 2 / Ru 0.8 / CoFeB 2 /
Mg 1.1 natural ox. 1 Torr 450 s / CoFeB 2 / Ta 0.2 / NiFe 3 / IrMn
6.5 / Ta 5 / IrMn 5 / Ta 170
3. Double natural oxidation
P480 Ta 3 / CuN 30 / Ta 5 / PtMn 20 / CoFe 2 / Ru 0.8 / CoFeB 2 /
Mg 0.9 natural ox. 1 Torr 450 s / Mg 0.5 natural ox. 1 Torr 450 s /
CoFeB 2 / Ta 0.2 / NiFe 3 / IrMn 6.5 / Ta 5 / IrMn 5 / Ta 170
P487 Ta 3 / CuN 30 / Ta 5 / PtMn 20 / CoFe 2 / Ru 0.8 / CoFeB 2 /
Mg 1.0 natural ox. 1 Torr 450 s / Mg 0.2 natural ox. 1 Torr 450 s /
CoFeB 2 / Ta 0.2 / NiFe 3 / IrMn 6.5 / Ta 5 / IrMn 5 / Ta 170
The two wafers fabricated using natural oxidation, P475 and P488, have
slightly different expected RA products since the oxygen atmosphere pressure
in the deposition chamber was different during both depositions. The wafers
that have a double layer of MgO should also have different RA products between
them since the total MgO thickness is not the same for both wafers. Another
difference between these two wafers is the angle used during the etch. All wafers
in this study, except for P487, were processed in two steps. In the first one, that
lasted from the top of the pillar to the level of the tunnel barrier, the ion beam
had an angle of 35° to the wafer normal. After that level the angle of the ion
beam was changed to 45°. In the process of wafer P487, which was processed
later, a single angle of 45° was used during the entire etching process. This
change was made because in the time between the process of the first group of
wafers and the process of wafer P487 evidence was found that using simply a
45° angle for the IBE results in higher device yield.
3.2 Initial mapping
Before any breakdown tests can be performed it is necessary to do a mapping
of the wafers which allows us, as referred in chapter 2, to determine its charac-
teristics, such as the the distribution of TMR, the amount of shunt present in
the pillars, the serial resistance and the extension of the pillar diameter.
In figures 3.3, 3.4 and 3.5 are presented the cumulative distribution functions
(CDF) found for the TMR of each wafer. The CDF describes the probability of
finding a value less than or equal to x. Wafers P475 and P488 (natural oxidation)
are the ones with smaller TMR: typically under 40%. Although wafers P480,
P487 (double oxidation) and P515 (plasma oxidation) present similar ranges
of TMR, the median TMR for P515 is much smaller than for the other two
wafers. This may indicate the presence of more pinholes in the junctions of
P515 (plasma oxidation) than in P480 and P487 (double oxidation).
Using graphical representations of the data such as the ones shown in fig-
ures 3.6, 3.7 and 3.8 it is possible to determine the quality of the wafers (amount
of shunt and the values of serial resistance).
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Figure 3.3: Distribution of TMR in wafers processed with simple natural oxi-
dation, P475 (left) and P488 (right). The different lines correspond to different
junction sizes.
Figure 3.4: Distribution of TMR in wafer processed with plasma oxidation,
P515. The different lines correspond to different junction sizes.
Figure 3.5: Distribution of TMR in wafers with double layer of MgO, P480 (left)
and P487 (right). The different lines correspond to different junction sizes.
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Figure 3.6: TMR as a function of Rmax for for wafers P475 (left) and P488
(right) - natural oxidation.
Figure 3.7: TMR as a function of Rmax for wafer P515 - plasma oxidation.
Figure 3.8: TMR as a function of Rmax for wafers P480 (left) and P487 (right)
- double layer of MgO.
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Comparing the results obtained for the wafers P475 and P488, processed
with natural oxidation, we see that they are very similar, indicating that the
pressure of oxygen in the chamber during oxidation has little influence in the
magnetoresistive properties of the junctions.
The results of wafers P480 and P487 (double oxidation), indicate less shunt
in wafer P487. This is associated with the difference in the angles used during
the IBE and indicates that the second choice, i.e. a single angle of 45°, is in
fact better than the previously used processing method. The maximum values
of resistance achieved in both wafers are very different, which is a consequence
of the difference in associated RA values.
The most relevant parameters determined through the mapping and that will
be crucial later to correct the breakdown results are summarized in table 3.2.
Nominal area (nm2) Diam. ext. (nm) Rserial (Ω)
500×500 10
100×100 70
P475 140×40 55 90
100×50 190
Natural 50×50 60
oxidation 500×500 10
100×100 70
P488 140×40 50 80
100×50 100
50×50 60
500×500 10
100×100 50
P480 140×40 60 100
100×50 125
Double 50×50 50
oxidation 500×500 10
100×100 60
P487 140×40 20 100
100×50 125
50×50 50
500×500 10
100×100 90
Plasma P515 140×40 50 110
oxidation 100×50 150
50×50 130
Table 3.2: Extension of diameter and serial resistance values for each size and
each analysed wafer.
An estimation of the RA value for each wafer was carried out using a plot
of TMR as a function of RA calculated, for each cell, as
RA = (Rmin −Rserial).pi (d+ ext)
2
4
(3.1)
where d is the nominal diameter and ext is the extension of diameter (see
table 3.2). The values determined for the RA product are presented in table 3.3.
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Process Wafer Expected RA (Ω.µm2) Estimation of RA (Ω.µm2)
Natural P475 10 3
oxidation P488 10 1
Double P480 20 14
oxidation P487 20 15
Plasma ox. P515 30 20
Table 3.3: Expected and estimated RA values for each wafer.
Comparing the results obtained with the values expected we see that, in
the case of the naturally oxidized wafers, the difference between expected and
estimated attains larger values, above 70%. This is a result of the large resistance
shunt due to re-deposition of the junction sidewalls, that results in an apparently
lower RA.
3.3 Breakdown results
The ramp breakdown test presented in chapter 2 was performed in all samples.
The first problem to solve was the definition of the breakdown point. There
are two distinct types of breakdown: sharp and progressive. The first type
corresponds to a voltage at which the junction presents an abrupt change of
behaviour, a great decrease of resistance and TMR (fig. 3.9) and the breakdown
point is clearly defined. On the other hand a junction can break progressively,
presenting a gradual change of behaviour. In this case a criteria to define break-
down must be chosen. A memory cell needs to have constant behaviour in order
to be reliable so the breakdown point was defined as the point at which the
resistance achieves a value equal or lower than 80% of the initial value (fig. 3.9).
After attaining this point the junction is considered to be no longer reliable or
usable.
The most typical breakdown behaviour for each type of wafer tested is rep-
resented in figure 3.9 and information about the type of breakdown observed
is summarized in table 3.4. For wafers P475 and P488 (natural oxidation) the
vast majority of the junctions broke progressively, while P515 (plasma oxida-
tion) presents the two types of breakdown. Finally for P480 and P487 (double
oxidation) the most typical breakdown process is sharp. A direct conclusion
is that the double oxidation process does in fact produce junctions with much
lower probability of pinhole existence, since progressive breakdown is usually as-
sociated with existing pinholes in the tunnel barrier that become larger with the
successive application of voltage through the junction. In the graphic showing
the sharp breakdown (fig. 3.9, bottom) there is an increase of TMR and min-
imum resistance as further pulses are applied. This occurs when short-circuit
paths on the side walls of the pillar, formed by sidewall re-deposition during the
ion milling process, are disrupted by electromigration. This process is usually
called burning of the re-deposition in the sidewalls.
We have seen that junctions in different wafers may break in different ways.
However, what is desirable in a functional MRAM cell is that it can work for a
long period of time within a certain range of parameters without breaking. For
cells being written by magnetic field under the thermally assisted write scheme,
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Figure 3.9: Typical breakdown of a junction from a wafer with natural oxidation
of the MgO layer (top), plasma assisted oxidation (middle) and double oxidation
(bottom). The inset of each plot shows the change in TMR with the application
of the pulses.
Breakdown Natural ox. Plasma ox. Double ox.
type P475 P488 P515 P480 P487
Progressive 95% 100% 40% 5% 8%
Sharp 5% 0% 60% 95% 92%
Table 3.4: Statistics of the breakdown behaviour observed on circular dots for
each of the tested wafers.
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Figure 3.10: Breakdown voltage results for junctions with a diameter of 500 nm
(left) and 100 nm (right).
it is necessary to achieve a power density of 10 to 30 mW/µm2. For cells
operating under the spin transfer torque switching write scheme, the current
density needs to be in the range of 106 − 107 A/cm2. Therefore the different
types of barrier need to be evaluated for breakdown as a function of voltage,
but also as a function of power density, Pd, and current density, Id, for each
wafer. These two parameters are calculated as
Pd =
V 2
R.A
Id =
V
R.A
(3.2)
where V, R and A are the corrected values of voltage, resistance and area
obtained by
V = Vmeas
Rmeas −Rserial
Rmeas
R = Rmeas −Rserial A = pi (d+ ext)
2
4
(3.3)
The subscript meas indicates the value that was measured during the test, i.e.
the one with no correction.
Looking at the results for the breakdown voltage (fig. 3.10) it is clear that the
wafers with double layer of MgO are more resistant and can remain functional
under higher voltages. The results for the wafers with simple natural oxidation
show reduced endurance to applied voltage, which is consistent with pre-existing
pinholes in the tunnel barrier. For wafer P515 (plasma oxidation) the two types
of breakdown are present, but no sharp breakdown was found in junctions with
500 nm of diameter, so the results are similar to those found for the natural
oxidation wafers. However, in the dots of 100 nm some junctions presented
sharp breakdown which is shown in figure 3.10 (right) as the presence of two
populations in the red curve regarding wafer P515. More than 30% of junction
breakdown occurs at the same voltages as the double natural oxidation barriers.
The power density results for breakdown (fig. 3.11) indicate that, for both
sizes, the plasma barrier wafer P515 starts to breakdown at lower voltages com-
pared to the other oxidation methods. The double natural oxidation MgO wafers
achieve the highest power density levels. However the increase over simple nat-
ural oxidation barriers is small.
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Figure 3.11: Results of power density at breakdown point for junctions with a
diameter of 500 nm (left) and 100 nm (right).
Figure 3.12: Results of current density at breakdown point for junctions with a
diameter of 500 nm (left) and 100 nm (right).
27
Natural ox. Plasma ox. Double ox.
P475 P488 P515 P480 P487
Vbkd (V) 0.66 0.58 1.29 2.11 1.92
Id (A/cm
2) 3.66×107 2.27×107 1.02×107 2.18×107 1.34×107
Pd (mW/µm
2) 233.9 231.6 133.0 461.1 250.5
Table 3.5: Mean values of breakdown voltage, current density and power density
for the 100 nm dots of each wafer.
Natural ox. Plasma ox. Double ox.
P475 P488 P515 P480 P487
Vbkd (V) 1.03 0.68 0.83 1.68 1.97
Id (A/cm
2) 1.65×107 2.09×107 6.13×106 7.82×106 1.07×107
Pd (mW/µm
2) 168.8 141.6 52.6 133.6 214.3
Table 3.6: Mean values of breakdown voltage, current density and power density
for the 500 nm dots of each wafer.
The current density results (fig. 3.12) indicate an apparent dependence in
RA product: wafers with higher RA product have smaller values of current
density at the point of breakdown. For spin torque applications it is desirable
that the junction can withstand high currents, to achieve the reversal of the
storage layer. Therefore, given the results obtained, the ideal would be combine
the use of double layer of MgO with lower RA product. This way it should
be possible to obtain junctions capable of enduring the flow of high currents
without breaking. The average results for the three parameters discussed above
are summarized in tables 3.5 and 3.6.
The influence in the breakdown of the direction in which the current flows
through the junction, as set by the polarity of the applied voltage, was also
studied. In this work we will designate positive current as the current that
flows through the junction in an ascending direction and negative current flows
in descending direction (fig. 3.13).
From the results in figures 3.14 and 3.15 we conclude that the direction
of the current has no influence in the breakdown voltage of the wafers with
simple natural oxidation and plasma oxidation. However, different breakdown
behaviours were observed in the wafers with double oxidation (fig. 3.16) in 100
nm dots. Due to the limited number of this type of junctions available this is a
result to be confirmed by other measurements.
Elliptical dots (100×50 and 140×40) were also measured. Regarding the
parameters presented above (voltage, power density and current density) they
do not seem to be an improvement to the other junctions, neither do they behave
significantly worse. It seems that the most important parameter is area and
not shape or perimeter. The dominant type of breakdown for each wafer also
doesn’t change significantly between circular and eliptical dots. No assymetry
in breakdown behaviour related with the direction of the current was found with
in any of the elliptical dots tested.
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Figure 3.13: Representation of two different currents flowing through a mem-
ory cell in opposite directions, showing the definitions of positive and negative
current.
Figure 3.14: Comparison of voltage breakdown results obatined with the current
flowing in ascending and descending directions for dots of 100 nm of diameter
of both wafers with naturally oxidized MgO, P475 (left) and (P488).
Breakdown Natural ox. Plasma ox. Double ox.
type P475 P488 P515 P480 P487
Progressive 95% 93% 5% 8% 25%
Sharp 5% 7% 95% 92% 75%
Table 3.7: Statistics of breakdown type for the eliptical dots (100×50 and
140×40) of each wafer.
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Figure 3.15: Comparison of voltage breakdown results obatined with the current
flowing in ascending and descending directions for dots of 100 nm of diameter
of wafer P515 (plasma oxidation).
Figure 3.16: Comparison of voltage breakdown results obatined with the current
flowing in ascending and descending directions for dots of 100 nm of diameter
of both wafers with double oxidation, P480 (left) and P487 (right).
30
3.4 Summary
 The different pressure of oxygen in the deposition chamber has little effect
in the behaviour of the wafers with naturally oxidized MgO layer.
 Wafers with double natural oxidation MgO exhibit a much smaller occur-
rence of progressive breakdown events.
 Breakdown voltage results are higher for wafers with double natural oxi-
dation MgO.
 Apparent dependence with RA in the results of current density at the
point of breakdown was detected.
 Asymmetric breakdown behaviour with the direction if current through
the junction was found only for wafers P480 and P487 (100 nm dots).
 Progressive breakdown behaviour occurs mostly in pillars of 500 nm nom-
inal diameter, explained by the large area of the pillar that increases the
probability for pinholes to occur in the barrier.
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Chapter 4
200 mm wafers - CROCUS
process
4.1 Sample description
The second group of breakdown tests was carried out on 200 mm wafers (fig. 4.1,
right) deposited and fabricated by CROCUS Technologies. The objective of this
second group of tests was to improve statistics, which would allow us to confirm
or not the results obtained earlier in 50 mm wafers that were deposited by
CROCUS but processed at Spintec.
The tests were performed in three wafers with different MgO layers, as before.
However, after the breakdown tests were performed, analysis of the data and
of the respective hysteresis cycles indicated a misalignment of the easy axis in
the wafer with simple natural oxidation, probably caused by an error in the
alignment of the wafer during its annealing stage. Due to the fact that the
magnetic field is not aligned with the easy axis the shape of the hysteresis
cycles was a hard axis cycle and the measured TMR might be smaller because
of incomplete anti-parallel alignment between the free layer and the reference
layer. This wafer was discarded as not suitable for our studies.
Figure 4.1: Photo of a 200 mm wafer placed on the chuck responsible for its
movement in the QSW tester.
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The wafers are designated according to the lot name and the wafer number,
that together provide a unique designation for each wafer tested. However, in
this report, since the tests were made on wafers from different lots only the lot
number will be used.
The magnetic stack of each wafer is the following:
1. Plasma oxidation
SL33 Ta 5 / TaN 40 / Ta 5 / PtMn 20 / CoFe 2 / Ru 0.8 / CoFeB 2 /
Mg 1.1 plasma ox. 16s / CoFeB 2 / Ta 0.2 / NiFe 3 / IrMn 6.5 / Ru
6.5 / Ta 40 / Thermal Barrier 60
2. Double natural oxidation
FL2 Ta 5 / TaN 40 / Ta 5 / PtMn 20 / CoFe 2 / Ru 0.8 / CoFeB 2 / Mg
0.9 natural ox. 1Torr 450s / Mg 0.5 natural ox. 1Torr 450s / CoFeB
2 / Ta 0.2 / NiFe 3 / IrMn 6.5 / Ru 6.5 / Ta 40 / Thermal Barrier
60
The thermal barrier is used to reduce the heat diffusion from the barrier to
the connecting electrodes and help achieve a higher temperature increase for
the same dissipated power density. CROCUS wishes that the thermal barrier
material remains confidential, since it is not of relevance to this work.
Unlike the wafers processed at PTA, these wafers were subjected to the tun-
nel magnetoresistance measurement on a CAPRES tool, described in chapter 2,
after the deposition process and before any patterning was done. Results are
summarized in table 4.1.
RA (Ω.µm2) TMR (%)
SL33 (Plasma oxidation) 47.6 165
FL2 (Double oxidation) 28.4 163
Table 4.1: Results obtained by current in plane TMR measurement (CAPRES
tool).
4.2 Initial mapping
Just as done previously, a mapping of the wafers was carried out. The break-
down tests focused on 200×200 nm2 dots, due to both the lack of time and the
fact that this are the most commonly tested dots in this type of wafer. The
pertinent parameters are presented in table 4.2.
Diameter extension (nm) Rserial (Ω)
SL33 (Plasma oxidation) 30 250
FL2 (Double oxidation) 60 225
Table 4.2: Results of diameter extension and serial resistance obtained from the
mapping of the wafers.
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4.3 Breakdown results
Ramp breakdown tests (see chapter 2) were made using two different pulse
widths – 25 and 100 ns – which will allow us to check the influence of a longer
pulse in the breakdown behaviour.
As done before, we look at the results obtained for breakdown voltage, cur-
rent and power density.
Plasma oxidation Double oxidation
SL33 FL2
25 ns 100 ns 25 ns 100 ns
Vbkd (V) 1.79 1.53 1.57 1.41
Id (A/cm
2) 3.13×106 3.10×106 2.63×106 2.06×106
Pd (mW/µm
2) 55.80 46.53 39.55 29.75
Table 4.3: Breakdown results for wafers SL33 (plasma oxidation) and FL2 (dou-
ble oxidation), for both pulse widths used in the tests.
The results are presented in table 4.3 and indicate that wafer FL2 (double
oxidation) has lower endurance to stress since all the corresponding breakdown
parameters found are lower. We can also see that the results obtained for tests
done with 100 ns pulses are lower, which indicates that the increase of the pulse
width leads to the application of more stress to the junction and therefore causes
it to break at lower values of voltage, current and power.
Figure 4.2: Breakdown voltage with 25 and 100 ns pulses for the wafer with
plasma oxidation (left) and double oxidation (right).
In figure 4.2 we can see a graphical representation of the differences between
the results obatined using 25 and 100 ns. The difference is specially noticeable
for junctions breaking above 1.5 V. Current and power density present similar
behaviours.
In figures 4.3, 4.4 and 4.5, a comparison of the results obtained for the two
wafers is presented. As already stated, wafer SL33 (plasma oxidation) presents
higher breakdown voltages for both pulse widths. The results concerning current
density (fig. 4.4) show that the wafer with higher RA - SL33 - is the one with
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Figure 4.3: Comparison of breakdown voltage results between wafers the two
wafers: SL33 (plasma oxidation) and FL2 (double oxidation). Results concern
both the test using 25 ns (left) and 100 ns pulses (right).
Figure 4.4: Comparison of breakdown current density results between wafers the
two wafers: SL33 (plasma oxidation) and FL2 (double layer of MgO). Results
concern both the test using 25 ns (left) and 100 ns pulses (right).
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Figure 4.5: Comparison of breakdown power density results between wafers the
two wafers: SL33 (plasma oxidation) and FL2 (double layer of MgO). Results
concern both the test using 25 ns (left) and 100 ns pulses (right).
Figure 4.6: Breakdown voltage results for wafer SL33 (plasma oxidation) sorted
by the direction of the current flowing through the junction.
higher current values for breakdown, which goes against what we observed before
in 50 mm Spintec processed wafers.
In order to see the effect of the direction of the current in the breakdown be-
haviour, the tests were carried out using both current directions in the different
junctions defining positive and negative current as before (fig. 3.13).
From figures 4.6 and 4.7 we can see that there is no asymmetry in the
breakdown depending of the direction of the current. Similar results were found
for current and power density. This indicates that even though the tunnel barrier
is asymmetric, that does not interfere with the breakdown.
On both wafers, a low occurrence of progressive breakdowns was observed
and, unlike in the PTA samples, the wafer with double layer of MgO presents
a higher probability of progressive breakdowns than the plasma oxidized wafer.
The results obtained are shown in table 4.4.
Looking at the results for both pulse widths we conclude that the pulse
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Figure 4.7: Breakdown voltage results for wafer FL2 (double oxidation) sorted
by the direction of the current flowing through the junction.
Plasma oxidation Double oxidation
Breakdown SL33 FL2
type 25 ns 100 ns 25 ns 100 ns
Progressive 6% 2.5% 15% 14%
Sharp 94% 97.5% 85% 86%
Table 4.4: Breakdown type statistics for wafers SL33 and FL2.
widths used don’t alter significantly the type of breakdown behaviour.
Since in these wafers the measurements performed have much better statis-
tics than in the first group of samples it was possible to compare with some
detail the different breakdown behaviours observed. In the literature [15,19–22],
progressive breakdown is typically associated with low voltage breakdown.
The breakdown voltage results for each wafer were separated by type, sharp
and progressive, and are plotted in figure 4.8. We can see that although there is
some overlap, the two regimes are easily distinguishable and progressive break-
down is indeed more likely to occur at lower voltages.
Progressive breakdown is also typically associated with junctions that are
somehow more fragile since the beginning of the test. From the results shown
in figures 4.9 and 4.10 we can conclude that junctions with low initial Rmin
or TMR are indeed more prone to progressive breakdown, however having a
low initial resistance doesn’t give a total guarantee that the junction will break
progressively. Junctions that present low initial resistance and sharp breakdown
usually also present burning of the re-deposition on the side of the pillar, which
translates into an increase of resistance and TMR during the test. An example
of this phenomenon is visible in the bottom plot of figure 3.9. This fact seems to
indicate that the low initial values were due to shunting of the junction caused
by the re-deposition and not by weakness of the MgO barrier itself.
A direct comparison between PTA and CROCUS processed wafers is not
possible due to the size of the junctions tested and the fact that the processes
are not exactly the same, but a qualitative comparison can be made. Comparing
the mean results obtained for each group of wafers (see tables 3.5, 3.6 and 4.3)
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Figure 4.8: Comparison of results of breakdown voltage for both sharp and
progressive breakdown. Results for wafer SL33 (plasma oxidation) are presented
in the left and results from wafer FL2 (double oxidation) to the right.
Figure 4.9: Comparison of results of initial Rmin for both sharp and progressive
breakdown. Results for wafer SL33 (plasma oxidation) are presented in the left
and results from wafer FL2 (double oxidation) to the right.
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Figure 4.10: Comparison of results of initial TMR for both sharp and progressive
breakdown. Results for wafer SL33 (plasma oxidation) are presented in the left
and results from wafer FL2 (double oxidatito the right.
we see that the mean breakdown voltage is higher for CROCUS processed wafers
with plasma oxidation, but lower in the case of double layer of MgO. For both
power density and current density, the PTA processed wafers show better results
for both types of MgO oxidation. Comparing the results in table 4.4 with the
ones shown earlier in table 3.4 for the PTA processed wafers we see that the
CROCUS processed wafer with double oxidation has a higher occurrence of
progressive breakdowns. On the other hand, in the wafer with plasma oxidized
MgO we see a significant improvement with the reduction of the number of
progressive breakdowns observed when compared to what was observed on the
previous wafers.
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4.4 Summary
 Using a pulse width of 100 ns on the ramp breakdown tests performed
causes more stress to the junction than using a pulse width of 25 ns.
 The pulse width seems to have no significant influence on the type of
breakdown that a junction undergoes.
 The wafer with a tunnel barrier oxidized with assisted plasma method
presents higher values of breakdown voltage, current density and power
density than the one with tunnel barrier produced by double oxidation.
 No assymetry related to the direction of the current in the pillars was
found in the breakdown behaviour.
 The two types of breakdown, sharp and progressive, seem to occur in dif-
ferent ranges of voltage (although some overlap may occurr). Progressive
breakdown is associated with breakdown occurring at lower values of volt-
age, while on the other hand sharp breakdown occurrs mainly at higher
values.
 The initial conditions of a junction are an indication for the type of break-
down that the junction may undergo. Typically, junctions with low initial
Rmin and TMR tend to break progressively.
 Comparing the results obtained in 50 mm wafers with the ones obtained
in 200 mm wafers we see a higher probability of progressive breakdown
in the 50 mm wafer with plasma oxidation, and higher results for current
and power density for both types of MgO layers.
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Chapter 5
Endurance in Magnetic
Tunnel Junctions
5.1 Endurance test results
Using the new tester assembled during this work, the endurance tests described
in chapter 2 were performed on MRAM cells. After the application of the pulses,
the data gathered during the test was checked to verify if the junction broke or
remained in functional conditions. In case of breakdown, the number of pulses
applied until the collapse of the junction was determined. If the junctions en-
dured the test without breaking the amplitude of the pulses would be increased
and the test ran again.
In this part of the work, positive and negative modes were used to perform
the tests corresponding to the application of a positive or negative potential
to the junction. The correspondance of potential and current for both modes,
positive and negative, is shown in figure 5.1.
Figure 5.1: Schematic of the flow of the current through the pillar for both
positive (left) and negative (right) modes.
All the tests were performed in 200×200 nm2 dots of a 200 mm wafer de-
posited and processed by CROCUS Technologies with the following magnetic
stack:
Ta 5 / TaN 40 / Ta 5 / PtMn 20 / CoFe 2 / Ru 0.8 / CoFeB 2 / Mg 1.1 plasma
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ox. 16s / CoFe 2 / Ta 0.2 / NiFe 3 / IrMn 6.5 / Ta 40 / Thermal barrier 60
In order to compare the three modes used, measurements were carried out
until at least five junctions broke per value of applied voltage for each mode.
Figure 5.2 shows a comparison of the results obtained for each case.
Figure 5.2: Comparison of results obtained for the pulses until breakdown for
each mode of voltage application.
It is clear that the junctions in which the alternate mode was used tend
to break sooner than in the other two modes. In the range from 1.7 to 1.9 V,
positive and negative modes present similar results. However, at greater voltage
values in the negative mode the junctions endure longer, when compared to the
positive mode, only breaking after a larger number of applied pulses.
In the second type of test, the pulses were applied in groups of three with an
interval of 75 ns between them and each group spaced by approximately 50 µs.
Also at least five broken junctions per point are represented in the in figure 5.3
where the results are compared for the different modes as before.
The alternate mode causes the junctions to break sooner, while the negative
mode is the one with higher number of pulses applied until breakdown occurs
in the whole range of voltage used.
The comparison of the results obtained using both types of test for each
mode of applied voltage (fig. 5.4) shows similar results indicating no signifi-
cant modification of the stress applied to the junction with the application of
successive pulses.
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Figure 5.3: Comparison of results obtained for the pulses until breakdown for
each mode of voltage application using the second type of test.
Figure 5.4: Comparison of the results obtained in each type of test, defined in
the legends as 50 µs and 75 ns, for each mode used - alternative (top), negative
(bottom left) and positive mode (bottom right).
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5.2 Magnetoresistive properties
During the tests, the application of voltage pulses through the junction caused
changes in the shape of the hysteresis cycles, even when breakdown didn’t occur.
The hysteresis cycles presented in the following figures are the calculated
mean cycle of the 250 cycles performed for each value of pulse voltage, plotted
as a function of the voltage applied to the current source responsible for the
creation of the magnetic field.
The first difference to be noticed is a great change in the shape of the hys-
teresis cycle when the first pulses are applied to the junction. Typically, the
initial cycle tends to have a shape a bit irregular and that shape is not constant
when the junction under test is changed. After the pulses are applied, the cycles
become more regular and don’t differ much between different junctions. In fig-
ure 5.5 we see two examples of this effect. The red line corresponds to the cycle
measured before any pulses were sent and is very different for the two junctions.
However, if we compare the shapes of the two blue cycles, obtained after the
first pulses were sent, we see that they are very similar for both junctions.
Figure 5.5: Examples of the change of shape of the hysteresis cycles after the
application of voltage pulses through the junction.
Applying voltage pulses to a magnetic tunnel junction also causes a change
in TMR and Rmax, apparently dependent on the amplitude of the pulses, while
no visible effect is detected on Rmin. An example is presented in figure 5.6.
These effects were found in the two types of tests and no significant differ-
ences were found between the three modes (alternate, negative and positive).
Another detected effect is the change of coercive field with pulse amplitude
that was found to happen in all modes, but is more relevant in the alternate
mode.
We can see clearly in figure 5.7 the coercive field decreasing as the applied
voltage increases. Between 1.5 and 1.7 V there is a significant change of Hc,
and it seems to tend to a stable value as the pulses become stronger than 1.8
V. The fact that this effect is more important in the alternate mode can be a
sign that using both the positive or negative modes the stable value discussed
above is achieved at a lower voltage value.
The results found are still preliminary, coming from a limited set of data
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Figure 5.6: Hysteresis cycles of a junction measured with the application of
different values of voltage, showing a decrease in Rmax and TMR with the
increase of the voltage applied.
Figure 5.7: Hysteresis cycles showing the change of coercive field with the ap-
plication of different values of voltage.
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that was collected during this work. However, it is clear that if the mechanisms
leading to these effects are understood they have the potential to be very useful
in the writing process of some memory cells, making them more efficient and
less power consuming.
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5.3 Summary
 Results obtained using the two types of test are very similar indicating
that sending some of the pulses at shorter time intervals doesn’t cause a
significant increase of stress in the junction.
 The alternate mode is the one that causes junctions to break at smaller
values of applied pulses.
 In the range from 1.7 to 1.9 V, positive and negative modes produce similar
results. At higher values of voltage, the total number of pulses that can
be applied with the positive mode is reduced to values of the same order
as the ones observed for the alternate mode.
 The application of pulses has an effect on the magnetoresistive properties
of the junctions.
 The shape of the cycles becomes regular after the pulses are applied.
 The values of Rmax and TMR decrease with the increase of applied voltage,
while the value of Rmin remains constant.
 A decrease of Hc with the increase of the applied voltage was observed in
all three modes, with particular relevance in the alternate mode.
 The changes found in the magnetoresistive properties of the junctions have
to be further studied, namely to establish if the observed TMR decrease
can be related to the TMR variation, normally observed, when the DC
bias voltage is increased.
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Chapter 6
Conclusion
Throughout this work two types of breakdown tests were performed, providing
different types of information to characterize MRAM.
In the first test, a breakdown voltage ramp test, two groups of wafers with the
same deposition but different fabrication processes were tested in order to check
their individual working ranges and their compared performance. In the group
of wafers processed at Spintec, it is clear that the wafers with double oxidation
are of superior quality due to the low occurrence of progressive breakdown and
the ability to sustain higher values of voltage and power density. In terms of the
current, a dependence with the RA product was found, and the wafers produced
with natural oxidation were the ones capable of enduring higher current values.
For the group of wafers fabricated by CROCUS Technologies we found a low
probability of progressive breakdown in both types of wafer, plasma and double
oxidation. The wafer with plasma oxidation was the one enduring higher values
of voltage, current and power density.
Comparing the results obtained for the wafers with plasma oxidation in
both groups we are led to the conclusion that the pillar fabrication process is
extremely important in the observed breakdown of the memory cells. In this
case, the CROCUS process leads to a much lower probability of progressive
breakdown especially for the plasma oxidized wafer. However, the processing
done at Spintec seems to produce junctions capable of functioning under higher
values of current and power density.
From the tests done on 200 mm wafers we can also conclude that the pulse
widths used, 25 and 100 ns, don’t have an impact on the type of breakdown
although a longer pulse does cause more stress to the junction implying breaking
at lower values of voltage.
Sorting the results by breakdown type we found that the two types, progres-
sive and sharp, have different ranges of breakdown voltage, although there may
exist some overlap. Also, the initial values of Rmin and TMR give an indica-
tion (but not a guarantee) for the type of the breakdown that the junction may
undergo.
On the second type of breakdown tests, performed in a tester I developed
during my training, the influence of the direction of the current on the break-
down of the junction was analysed. Two tests, with different time delays be-
tween the pulses, were performed and similar results were found for delays of
both 50 µs and 75 ns. The alternate voltage mode causes the junctions to break
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sooner, while the negative mode presents the best results in the studied range
of voltage.
Throughout the testing process some changes in the hysteresis cycles with
the application of the pulses were observed. The initial cycle, without any
applied pulses, had typically an irregular shape, while the shape obtained after
the pulses are applied tends to be very regular.
It was observed, for the three modes of the test, that the values of Rmax
and TMR tend to decrease with the increase of the applied voltage, while Rmin
remains constant.
The coercive field decreases as the values of the applied voltage are increased.
This effect might be related to the additional thermal agitation brought by
the heating generated during the pulse application. The different hysteresis
cycles seem to indicate that the coercive field, Hc, has a lower limit to which it
converges as the amplitude of the pulses is increased.
In conclusion, it is important to say that the results presented in this work
are very important for the development of more reliable MRAM cells, although
some of the results shown in this report need further investigation to better
understand their origin. A better understanding of their their breakdown be-
haviours constitutes a big step to develop more functional MRAM cells.
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Appendix A
Programming of the New
Tester
As said above, in the second part of the my training a new tester was developed
and its control programs written. Some of the algorithms used will be presented
below.
The main program was Total meas.m. It was responsible for the initialization
and configuration of the instruments, using user defined parameters.
This program calls a sub-rotine called Single meas.m that defines the cur-
rent to be applied to the junction, being the value adaptable from junction to
junction, which garantees that the junction will not break at the first measure-
ment due to a excessive value of applied current. It also calls another sub-rotine,
perform meas.m, that will perform the measurement using all the parameters
defined before and retrieves the data as the measurement is made.
After all the data is gathered, the program returns to the initial algorithm,
Total meas.m. Then the data is plotted and saved to a file, whose name was
specified in the beginning of the test.
The code used in all three algorithms mentioned above are presented below.
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%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% %
% Total_meas.m %
% %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
filename=’Bkd_test_RA=47_S3_J1_prox_35’;
%Pulse generator
pol=’neg’; % Test mode. (’alt’, ’neg’ or ’pos’)
tension=1.8; % Amplitude of the pulses
% Name of the final results file
filename=[filename,’_’,num2str(tension),’V_’,pol];
% Instrumentation check and initialization
Init_instr;
% Reset of all the instruments configurations
fprintf(wave_gen,’*RST’);
fprintf(keithley,’*RST’);
fprintf(DMM,’*RST’);
fprintf(pulse_gen,’*RST’);
% Wave generator
shape=’TRI’; % Possibilities: ’SIN’,’SQU’,’TRI’,’RAMP’
ampl=9; % Typical range: 100mV - 10V
freq=5; % Min: 100uHz, Max: 100kHz (Triangular)
% Configuration of the wave generator
config1(wave_gen,shape,freq,ampl);
fprintf(wave_gen,’BM:STAT ON’);
% DMM
range_DMM=1; % Range in Volts
nr_points=1000; % Points per cycle
interval=1/(freq*nr_points); %interval between each sample
aperture=interval;
pause(1);
% Configuration of the multimeter
config3(DMM,range_DMM,aperture);
% Trigger configuration
fprintf(DMM,’TRIG:SOUR EXT’);
fprintf(DMM,’TRIG:DEL 0’);
fprintf(DMM,’TRIG:SLOP NEG’);
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fprintf(DMM,’SAMP:SOUR TIM’);
fprintf(DMM,[’SAMP:TIM ’,num2str(interval)]);
% Deletes all variables from older measurements
clear I;
clear R;
clear x;
clear xx;
clear Data;
clear averageR;
% Pulse generator
nr_pulses_possible=[1e6,1e8,1e10];
% 10E8 and 1E10 are to be introduced in future tests
% Creation of Header to be used in results file
Header1=’Field’;
Header2=’V (V)’;
Header3=’R (Ohm)’;
Header4=’I (A)’;
for i=1:1
Total_results=cell(0);
nr_pulses=nr_pulses_possible(i);
% Number of cycles of the wave generator per trigger
switch nr_pulses
case {1E6,1E8}
nr_cycles=250;
case 1E10
nr_cycles=2500;
end
% Total number of points measured
nr_samples=nr_points*nr_cycles;
% Magnetic field
if strcmp(shape,’SIN’)==1,
x=wave_sin(freq,nr_cycles,nr_samples,ampl);
elseif strcmp(shape,’SQU’)==1,
x=wave_square(freq,nr_cycles,nr_samples,ampl);
elseif strcmp(shape,’TRI’)==1,
x=wave_tri(freq,nr_cycles,nr_samples,ampl);
elseif strcmp(shape,’RAMP’)==1,
x=wave_ramp(freq,nr_cycles,nr_samples,ampl);
else display(’ERROR: invalid wave shape’); return;
end
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display(’Field complete’);
fprintf(wave_gen,[’BM:NCYC ’,num2str(nr_cycles)]);
pause(0.1);
% Configuration of the pulse generator
Pulse_config(nr_pulses,pol,tension,pulse_gen);
[Data,R,I]=Single_meas(nr_cycles,interval,DMM,keithley,
,wave_gen,pulse_gen);
% Creation of a column vector for the current
clear Iaux;
for j=1:length(Data)/10
Iaux(j)=I;
end
I_col=cell(0);
Iaux=Iaux’;
Iaux=num2cell(Iaux);
for k=1:10
I_col=cat(1,I_col,Iaux);
end
I_col=cell2mat(I_col);
display(’Results conversion complete’);
plot(x,R); % Plot the results
% Write to file
display(’writing to file’);
fid=fopen([filename,’_’,num2str(nr_pulses),’.txt’],’w’);
fprintf(fid,’%s\t%s\t%s\t%s\n’,Header1,Header2,
Header3,Header4);
fclose(fid);
clear Total_Results;
Results_file=horzcat(x,Data,R,I_col);
fname=[filename,’_’,num2str(nr_pulses),’.txt’];
dlmwrite(fname,Results_file,’-append’,’delimiter’,’\t’);
end
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%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% %
% Single_meas.m %
% %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
function [Data,R,I]=
Single_meas(nr_cycles,interval,DMM,keithley,wave_gen,pulse_gen)
% Current source
amp=smallcurrent(DMM,keithley); % Amplitude of the current
range=amp*10; % Range in Amp
% Configuration of current source
config2(keithley,range,amp);
% DMM
range_DMM=1; % Range in Volts
nr_points=1000; % Points per cycle
aperture=interval;
pause(1);
% Reconfiguration of multimeter%
config3(DMM,range_DMM,aperture);
% DMM trigger configuration
fprintf(DMM,’TRIG:SOUR EXT’);
fprintf(DMM,’TRIG:DEL 0’);
fprintf(DMM,’TRIG:SLOP NEG’);
% Total number of points measured
nr_samples=nr_points*nr_cycles;
fprintf(DMM,[’SAMP:COUN ’,num2str(nr_samples)]);
% Deletes all variables from older measurements
clear I;
clear R;
clear x;
clear xx;
clear Data;
clear averageR;
pause(1);
display(’Perform measurement’);
% Perfom measurment and retrieve data
[I,Data]=perform_meas(DMM,keithley,wave_gen,nr_samples,interval);
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% Switch off output of the pulse generator
fprintf(pulse_gen,’:OUTP1 OFF’);
Data=cell2mat(Data);
R=Data/I; % Calculation of the resistance
end
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%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% %
% perform_meas.m %
% %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
function [I,Data]=
perform_meas(DMM,keithley,wave_gen,nr_samples,interval)
fprintf(DMM,’INIT’); % ’wait for trigger’ mode
fprintf(keithley,’OUTP ON’); % Turn on the current source
fprintf(keithley,’READ?’);
I=str2double(fscanf(keithley));
pause(0.5);
display(I);
fprintf(wave_gen,’*TRG’); % Trigger wave generator
step=30;
% Creation of empy cell-array to contain the data
Data=cell(0);
pause(2*interval);
fprintf(DMM,’DATA:POIN? RDG_STORE’);
check=str2num(fscanf(DMM)); % Readings in volatile memory
% While loop to ensure ’check’ is different from 0
while check==0
pause(0.2);
fprintf(DMM,’DATA:POIN? RDG_STORE’);
check=str2num(fscanf(DMM));
end
% Loop to retrieve the data
while check~=0
step=3000;
if check<step
step=check;
end
fprintf(DMM,[’DATA:REM? ’,num2str(step)]);
results=fscanf(DMM);
newresults=resultsconv(step,results);
Data=cat(1,Data,newresults);
fprintf(DMM,’DATA:POIN? RDG_STORE’);
check=str2num(fscanf(DMM));
lData=length(Data);
if lData~=nr_samples && check == 0
pause(2*interval);
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fprintf(DMM,’DATA:POIN? RDG_STORE’);
check=str2num(fscanf(DMM));
end
end
% Turn off current source
fprintf(keithley,’OUTP OFF’);
end
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